

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/747,209	12/22/2000	Wei-Fan Chen	B-4068 618463-2	1081
75	590 12/11/2001			
Richard P. Berg, Esq. c/o LADAS & PARRY Suite 2100 5670 Wilshire Boulevard Los Angeles, CA 90036-5679			EXAMINER	
			FARAHANI, DANA	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 12/11/2001

Please find below and/or attached an Office communication concerning this application or proceeding.

				_/			
•		Application No.	Applicant(s)				
Office Action Summary		09/747,209	CHEN, WEI-FAN				
		Examiner	Art Unit				
		Dana Farahani	2814				
Period fo	- The MAILING DATE of this communication ap r Reply	pears on the cover sheet with th	le correspondence address				
THE N - Exten after S - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a rep period for reply is specified above, the maximum statutory period e to reply within the set or extended period for reply will, by statutely leply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply body within the statutory minimum of thirty (30) I will apply and will expire SIX (6) MONTHS to cause the application to become ABAND	be timely filed I days will be considered timely. If om the mailing date of this communication. ONED (35 U.S.C. § 133).				
1)	Responsive to communication(s) filed on 22	December 2000					
2a) <u></u> ☐	This action is FINAL . 2b)⊠ T	his action is non-final.					
3)[3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
4) 🖂	Claim(s) 1-37 is/are pending in the application	on.					
•	4a) Of the above claim(s) is/are withdra	awn from consideration.					
5)	Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-37</u> is/are rejected.						
7)	7) Claim(s) is/are objected to.						
8)□	Claim(s) are subject to restriction and/	or election requirement.					
Applicati	on Papers						
· —	The specification is objected to by the Examin						
10) 🔲 ื	The drawing(s) filed on is/are: a) ☐ acc						
<u> </u>	Applicant may not request that any objection to t						
11)	The proposed drawing correction filed on		pproved by the Examiner.				
12\□ -	If approved, corrected drawings are required in r The oath or declaration is objected to by the E						
· —							
•	Inder 35 U.S.C. §§ 119 and 120 Acknowledgment is made of a claim for foreign	an priority under 35 H.S.C. & 11	19(a)-(d) or (f)				
•		gri priority under 35 0.5.0. § 11	13(a)=(u) 01 (1).				
a)(All b) Some * c) None of: Cortified copies of the priority document.	ats have been received					
	 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 						
	2. Certified copies of the priority documer3. Copies of the certified copies of the pri						
* 5	application from the International E See the attached detailed Office action for a list	Bureau (PCT Rule 17.2(a)).					
14) 🗌 A	acknowledgment is made of a claim for domes	stic priority under 35 U.S.C. § 1	19(e) (to a provisional application).				
a 15)⊟ <i>/</i>)	rovisional application has been stic priority under 35 U.S.C. §§	received. 120 and/or 121.				
Attachmen	t(s)						
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Infor	mary (PTO-413) Paper No(s) mal Patent Application (PTO-152)				
	radament, Office						

Page 2

Application/Control Number: 09/747,209

Art Unit: 2814

DETAILED ACTION

Claim Objections

1. Claims 12, 13, 22, 23, 28, 31, and 35 are objected to because of the following informalities: lines 3, 4, 3, 3, 4, and 3 of those claims, respectively, the word "resistor" should be "transistor".

Appropriate correction is required.

2. Claims 20 and 26 are objected to because of the following informalities: on line 3 of those claims, the phrase "conductivity type" should be "doping region".

Appropriate correction is required.

3. Claims 21, 22, and 29 are objected to because of the following informalities: the phrases "claim 1" and "claim 18" on line 2 of those claims should be "claim 17" and "claim 28", respectively.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

⁽b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 09/747,209

Art Unit: 2814

5. Claims 1-37 are rejected under 35 U.S.C. 102(b) as being anticipated by Yu (U.S. 5869873).

Regarding claims 1, 11, 17, and 34, Yu discloses, figure 5, An electrostatic discharge protection circuit 5 with high trigger current, coupled to a node 1 and a reference potential Vss for dissipating the electrostatic voltage formed at the node, the electrostatic discharge protection circuit comprising: a substrate P-SUB having a first conductivity type, coupled to the reference potential Vss; a well region 50 having a second conductivity type, formed on the substrate and coupled to the node 1; a first doping region 52 having the first conductivity type, electrically floated on the well region 50; and a second doping region 54 having the second conductivity type, disposed on the substrate and electrically coupled to the reference potential; wherein, the electrostatic discharge current of said node provides a voltage with sufficient magnitude to breakdown the conjunction interface between said well region and said substrate, also triggering a BIPOLAR JUNCTION TRANSISTOR(BJT) comprising said well region, said substrate and said second doping region, for dissipating said electrostatic discharge current; and wherein said first doping area, when the electrostatic discharge current is greater than a predetermined current, reduces the potential difference between said node and said reference potential.

Regarding claims 2 and 18, Yu discloses, figure 5, the electrostatic discharge protection circuit further comprises a third doping area 57 having the second conductivity type, disposed in the well region, electrically coupled to the node, for forming an ohmic connection at the well region.

Application/Control Number: 09/747,209

Art Unit: 2814

Regarding claims 3 and 19, Yu discloses, figure 5, the electrostatic discharge protection circuit, further comprises a forth doping region 56 having the first conductivity type, disposed at the surface of the substrate near said well region, electrically coupled to the reference potential Vss, for forming an ohmic connection at the substrate.

Regarding claims 4, 14-16, 32-33, and 37, Yu discloses the electrostatic discharge protection circuit wherein the first conductivity is p-type, and the second conductivity is n-type.

Regarding claims 5, 20, and 26, Yu discloses, in the figure, The electrostatic discharge protection circuit, wherein the electrostatic discharge circuit further comprises a fifth conductivity type 53 having the second conductivity type, disposed at the conjunction of the well region and the substrate, for reducing the breakdown voltage at the conjunction of said well region and said substrate.

Regarding claims 6, 21, and 27, Yu discloses, in the figure, the electrostatic discharge protection circuit, wherein the electrostatic discharge protection circuit further comprises a field oxide layer 551, disposed at the surface of the substrate adjacent to the fifth doping region.

Regarding claims 7-9, 12, 22-24, 28-30, and 35, Yu discloses, in the figure, The electrostatic discharge protection circuit, wherein the electrostatic discharge protection circuit further comprises a MOS transistor 55 having a first conductivity type disposed on the substrate and comprising a gate 554 and two source/drain regions 53 and 54, wherein one of source/drain regions is electrically coupled to the well region, while the

Application/Control Number: 09/747,209

Art Unit: 2814

other of the source/drain regions, together with the gate, is electrically coupled to the reference potential.

Regarding claims 10, 25, 31, and 36, Yu discloses, figure 5, The electrostatic discharge protection circuit, wherein the electrostatic discharge protection circuit further comprises: a MOS transistor 55 having the first conductivity type, formed on the substrate, comprising a gate 554, and two source/drain regions 53 and 54, wherein one source/drain region is electrically coupled to the well region, and the other source/drain region is electrically coupled to the reference potential; a resistor R, its two ends electrically coupled to the gate and the reference potential, respectively; and a capacitor C of figure 6, its two ends electrically coupled to the gate and the node, respectively.

Regarding claim 13, Yu discloses, figure 6, The electrostatic discharge protection circuit, wherein the electrostatic discharge protection circuit comprises: a MOS transistor having the first conductivity type, comprising a gate, and two source/drain regions, wherein, one source/drain regions is electrically coupled to node 1, and the other source/drain is electrically coupled to the reference potential Vss; a resistor R, its two ends electrically coupled to the gate and the reference potential, respectively; and a capacitor C, its two ends electrically coupled to the gate and the node, respectively.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (703)305-1914. The examiner can normally be reached on M-F 8:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703)306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703)305-3432 for regular communications and (703)305-3432 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Dana Farahani December 6, 2001

> OLIK CHAUDHURI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800